Abstract-In this letter, a 125-143-GHz frequencyreconfigurable BiCMOS compact low-noise amplifier (LNA) is presented for the first time. It consists of two cascode stages and was fabricated using a 0.13-µm SiGe:C BiCMOS process, which integrates RF-MEMS switches. A systematic general design procedure to obtain a balanced gain and noise figure in both frequency states is proposed. The LNA size is minimized by using only one RF-MEMS switch to select the frequency band and a multimodal three-line microstrip structure in the input matching network. The measured gain and noise figure are 18.2/16.1 and 7/7.7 dB at 125/143 GHz. The power consumption is 36.8 mW. The measured results are in good agreement with simulations.
I. INTRODUCTION
T HE SiGe BiCMOS technology is an attractive option to implement wireless systems and sensors in the millimeterwave (mm-wave) D-band (110−170 GHz) [1] . An advantage of this technology is its compatibility with RF-MEMS switch integration to provide system reconfiguration [2] .
To optimize the receiver architecture, size, cost, and power consumption in multiband applications, frequencyreconfigurable low-noise amplifiers (LNAs) are highly desirable. The D-band LNAs reported in this technology are not-reconfigurable [1] , [3] - [7] . Only a few mm-wave LNAs are frequency-reconfigurable [8] , [9] , but at considerably lower frequencies (60/77 GHz in [8] and 24/79 GHz in [9] ), and use two RF-MEMS switches. To reduce the size, the number of RF-MEMS switches should be minimized since, in the D-band, the switch area may be comparable to that of the rest of the amplifier [2] . A further size reduction is possible by using multimodal waveguides, such as three-linemicrostrip (TLM), which allow the propagation of more than one mode in the same circuit area. These additional modes increase the equivalent electrical length of the circuit and result in compact-size designs [10] .
In this letter, a 125-143-GHz frequency-reconfigurable compact D-band BiCMOS LNA is presented. In contrast to [8] and [9] , it features a reduced chip area by using a single RF-MEMS switch and a multimodal TLM input matching network (IMN). A systematic general design procedure is proposed and validated by comparing simulation results to measurements. The selected frequencies can accommodate bands assigned to D-band fixed communications, with application to versatile point-to-point or point-to-multipoint backhaul systems [11] . To this end, a balanced gain and noise figure were also required to achieve a homogeneous LNA behavior in both frequency states.
II. LNA DESIGN AND IMPLEMENTATION
The proposed LNA consists of two cascode stages (Fig. 1) . The interstage matching network (ISMN) is frequencyreconfigurable and was designed to balance the power gain of each stage, G p1 and G p2 (and thus the LNA power gain G p ) in both frequency states (125-/143-GHz bands), at the expense of being slightly lower than G pmax . A single RF-MEMS switch selects the length of a short-circuited twosegment stub between L 6 for the 143-GHz band ("down" state) and L 6 + L 9 for the 125-GHz band ("up" state).
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. A second stub (L 5 ) is used to allow a shorter L 6 , which adequately places the RF-MEMS switch to achieve a compact design. C 11 was set to 30 fF so that its area allows the required RF current flow. The output matching network (line L 7 and stub L 8 ) synthesizes a load reflection coefficient L chosen for G p2 = 11.6/9.1 dB at 125/143 GHz. L1 (Fig. 2) was synthesized, through C 11 , L 5 , L 6 , and C 10 (and L 9 at 125 GHz), to achieve G p1 = 11.2/9.9 dB at 125/143 GHz. The computed LNA G p is 19.5/18.5 dB at 125/143 GHz, 2.4/2.9 dB lower than G pmax . The simulated results were obtained from circuit/electromagnetic cosimulation using manufacturer circuit models for heterojunction bipolar transistors (HBTs) passives, and the MEMS switch.
The IMN was designed to simultaneously attain low LNA noise figure (F) and | I N |, both balanced at the two frequency states. The geometrical locus in the L1 plane of constant | I N | and F (for a given S ) is a circle. These circles, for | I N | = −13.3/ − 15.4 dB and F = 5/5.4 dB at 125/143 GHz (0.3/0.1 dB higher than F min ), are plotted in Fig. 2 . As can be seen, they intersect L1 required for G p1 . Therefore, by using the proposed IMN and ISMN, the abovementioned requirements for the LNA | I N |, F, and G p are simultaneously met for both states. The LNA design is stable at all frequencies for both frequency states, with a simulated μ-factor μ > 1 above 3 GHz. The RF-MEMS switch loss has a negligible effect on F, lower than 0.08 dB in either frequency state.
The IMN was implemented with a multimodal TLM section with two series outer-strip gaps loaded with a short-circuited, an open-circuited, and a coupled open-circuited microstrip stub (Fig. 3) . The TLM simultaneously propagates three fundamental modes, ee, oo, and oe [12] , that interact at any asymmetry or transition, thus attaining a large equivalent electrical size in a compact circuit area. The oo and oe modes are excited at the loaded gaps by the ee mode. The dimensions in Fig. 3 were optimized to synthesize the required S by using modal equivalent circuits [13] . Compared to a standard line- plus-stub microstrip matching network, the proposed structure achieves a 72.3% area reduction (132 μm × 114 μm versus 240 μm × 227 μm) and exhibits better simulated LNA |S 21 | (increase of 2.9/1.9 dB at 125/143 GHz) and |S 11 | (decrease of 6.8 dB at 143 GHz), with only a slight increase in F (0.4 dB in both states).
The LNA was fabricated in the SG13G2 0.13-μm SiGe:C BiCMOS technology using HBTs with f T / f max of 300/500 GHz and 0.9-μm emitter length, from IHP [2] . The back-end-of-line (BEOL) consists of five metal layers (M1−M5) and two top-metal layers, TM1 and TM2, and integrates the RF-MEMS switch [2] with switch contact-air capacitances C UP /C DOWN = 9.8/211.6 fF. The LNA ground plane was fabricated on M1, the IMN and L 5 , L 6 , L 7 , and L 8 on TM2, and L 9 on TM1. Fig. 4 shows a micrograph of the fabricated LNA and a schematic top view of the RF-MEMS switch, whose (external) actuation voltage is 65 V. (This voltage could be generated on-chip if stacked BEOL charge/discharge capacitors were used as a capacitive charge pump [14] .) Table I lists the number of emitter fingers N x , the emitter area, the current density, and HBT area for HBTs in stages 1 and 2. They are biased using current mirrors (Q 5 /Q 6 and Q 7 /Q 8 ). Increasing N x of Q 1 to 7 would reduce the simulated LNA F in 0.2 dB; this option was discarded since it increased the power consumption of 9.5%.
III. EXPERIMENTAL RESULTS
Figs. 5 and 6 compare the measured and simulated LNA S parameters and F for the 125-/143-GHz states. F was measured using the Y -factor method, with a setup consisting of a noise diode, a subharmonic mixer with amplifiermultiplier chain (IF = 50 MHz), and a noise-figure analyzer. The LNA features a measured |S 21 |, |S 11 |, and |S 22 | and F of 18.2/16.1, −9.7/−12.2, −5.6/−2.5 and 7/7.7 at 125/143 GHz. The power consumption is P DC = 36.8 mW. The results are in good agreement with the simulations, thus validating the proposed LNA concept and design methodology. The measured |S 21 | is 1.4/0.8 dB lower than that simulated at 125/143 GHz. This is attributed to small differences between the simulated and real switches C UP /C DOWN . The simulated LNA input [4] , with a similar FoM). Compared to the frequencyreconfigurable LNAs with two RF-MEMS switches [8] , [9] , it is more compact (because the bias and RF-MEMS circuits barely scale with frequency) and exhibits a simpler configuration and lower P DC . It is also considerably more compact than the (not-reconfigurable) LNAs in [1] , [3] - [5] , and [7] , which operate at comparable frequencies. The proposed LNA was designed to feature a well-balanced gain and noise figure in both the states at the expense of lower gain and higher P DC . Even so, its F compares well to or betters those of [1] , [4] , and [5] , which were optimized for low-noise performance.
IV. CONCLUSION A 125-143 GHz frequency-reconfigurable 0.13-μm SiGe:C BiCMOS D-band compact LNA has been presented for the first time. A systematic general design procedure that can be applied to any integrated technology, based on using a single switch in the IMN, has been proposed to obtain a balanced power gain and noise figure at both frequency states. The LNA size is minimized by using, in addition to a single RF-MEMS switch, a multimodal TLM IMN. The measured gain and noise figure are 18.2/16.1 and 7/7.7 dB at 125/143 GHz, respectively, in a very good agreement with circuit/electromagnetic cosimulations. The chip and core areas are very compact (0.257/0.107 mm 2 ). The experimental results validate the design procedure and its analysis.
